It's CISC rather than RISC, and ARM chips are also designed to use as little power as possible, reducing performance.

I don't see how being CISC rather than RISC results in any inherit advantage. "The CISC approach attempts to minimize the number of instructions per program, sacrificing the number of cycles per instruction. RISC does the opposite, reducing the cycles per instruction at the cost of the number of instructions per program."